Scalable Heterogeneous Multi-Core System Based On Globally Asynchronous Locally Synchronous (GALS)
Abstract
helpfulness in today’s applications due to a elevated performance
and reduced amount of power consumption. Based on different
scalable and/or flexible architectures of heterogeneous multi-core
system we have been presented one synchronous core and second
GALS cores. First core is clocked core design is still by far the
most popular design methodology for digital system. Synchronous
core is well implicit and supported by the grown-up CAD tools.
Today digital systems are implemented as System-on-Chips (SoCs).
Second core is Globally Asynchronous Locally Synchronous
(GALS) core is a relatively new VLSI system design methodology.
That promises to combine these two different cores and generate
dual or multi-core system. This has the advantages of both
synchronous and asynchronous core designs.
It created by applying different structering strategy on the
synchronous core architecture.To draw comparisons; a general
purpose 8-bit synchronous core was first designed and then
converted into GALS core. Both the models were implemented in
VHDL using Xilinx ISE 13.3 software and simulated using lSim
tool.
The synthesis results show that under the same power consumption
and a small area, GALS core outperformed the synchronous
processor in terms of operating frequency which is approximately
double the frequency of its synchronous version. These two compare
with the combine multi-core system. Where different functional
blocks have different clock necessary according to their
requirements and operating frequencies. To the complete and whole
system distributing a high frequency global clock with low skew is
a difficult task demanding a lot of design effort, die area and power.
Full Text:
PDFReferences
J. Sparso, S. Furber “Principles of Asynchronous Circuit Design- A System
Perspective” Kluwer Academic Publishers, 2001.
M. Krstic, E. Grass, F. K. Gurkaynak, P. Vivet, “Globally Asynchronous,
Locally Synchronous Circuits: Overview and Outlook”, IEEE Design and Test
of Computers, vol 24, pp 430-441, sept. 2007.
P. Teehan, M. Greenstreet, G. Lemieux “A Survey and Taxonomy of GALS
Design Styles” IEEE Design and Test of Computers, 2007, pp 418-428.
X. Fan, M. Krstic, E. Grass, “Analysis and Optimization of Pausible
Clocking based GALS Design” International conference on Computer Design
ICCD, 2009, pp 358-365.
M. A. Rahimian, S. Mohammadi, M. Fattah, “A High- Throughput,
Metastability-Free GALS Channel Based on Pausible Clock Method” 2nd Asia
Symposium on Quality Electronic Design, 2010 IEEE, pp 294-300.
Wu Ning, Ge Fen, Wu Fei, “Design of a GALS Wrapper for Network on
Chip” 2009 World Congress on Computer Science and Information Engineering,
pp 592-595.
Shijun Lin, Su Li, Jin Depeg, Zeng Lieguang, “ Universal GALS platform
and evaluation Methodology for networks on chip” Tsinghua Science and
Technology, ISSN 1007-0214, pp 176-182, Vol 14, No. 2, April 2009. [8]
Yvain Thonnart, Pascal Vivet, Fabien Clermidy, “A Fully-Asynchronous Low-
Power Framework for GALS NoC Integration” Design, Automation & Test in
Europe Conference & Exhibition (DATE), 2010, pp 33 – 38.
Z.Yu and B.Baas, “High Performance, Energy Efficiency & Scalability with
GALS chip Multiprocessors” IEEE Transactions on VLSI systems 2009, pp 66-
Rune Watn, Tormod NjBlstad, Frank Berntsen and Jan Fmde Lonnum,
“Independent Clocks for Peripheral Modules in System on- Chip Design”, SOC
Conference, 2003. Proceedings. IEEE International [Systems-on-Chip], pp 25-
S.Zhuang, J. Carlsson, L. Wanhammar, “A Design Approach for GALS
based SoC” Solid-State and Integrated Circuits Technology, 2004. Proceedings.
th International Conference on , pp 1368 - 1371 vol.2.
IJETT ISSN: 2350 – 0808 | September 2015 | Volume 2 | Issue 2 | 337
René Gagné, Jean Belzile, and Claude Thibeault, “Asynchronous
Component Implementation Methodology for GALS Design in FPGAs”, Circuits
and Systems and TAISA Conference, 2009. NEWCAS-TAISA '09. Joint IEEE
North-East Workshop on, pp 1-4.
Esmail Amini, Mehrdad Najibi, Zahra Jeddi and Hossein Pedram, “FPGA
Implementation of Gated Clock Based GALS Wrapper Circuits”, Signals,
Circuits and Systems, 2007. ISSCS 2007. International Symposium on, pp 1-4,
vol1.
A.Iyer, D. Marculescu, “Power and Performance Evaluation of GALS
processors” Computer Architecture, 2002. Proceedings. 29th Annual
International Symposium on, pp 158-168.
M.Kovac, “Asynchronous microcontroller simulation model in VHDL”
Ryan Mabry, “Asynchronous implementation of 8051 microcontroller”
Honor’s Thesis.
F.Gurkaynak, T.Villiger, S.Oetiker, N.Felber, H.Kaeslin, W Fichtner, “A
Functional Test Methodology for GALS Systems”, Asynchronous Circuits and
Systems, 2002. Proceedings. Eighth International Symposium on, pp 181-189.
E. Hwang, “Microprocessor design Principles and Practices with VHDL”
La Sierra University 2004 ISBN: 0-534-46593-5.
http://www.xilinx.com.
Rashmi A Jain 2.Dr. Dinesh Padole “Scalable and Flexible heterogeneous
multi-core system” (IJACSA) International Journal of Advanced Computer
Science and Applications, Vol. 3, No. 12, 2013.
Refbacks
- There are currently no refbacks.
Copyright © IJETT, International Journal on Emerging Trends in Technology