SDR - Implementation of Power Efficient Channelizer on FPGA
Abstract
Full Text:
PDFReferences
R.E. Chrochier et al, “Multirate Digital Signal
Processing”, Prentice
Hall, 1981
F. J. Harris, “The discrete fourier transform applied to time domain signal
processing”, IEEE Communications Magazine, vol. 20, no. 3, May 1982,
pp. 13
–
P.P Vai
dyanathan, “Multirate Digital Filters, Filter Banks, Polyphase
Networks and Applications: A Tutorial”, Proc. IEEE, Vol. 78, pp 56
-
,
K. Roy, et al., Low
-
Power CMOS VLSI Circuit Design, John Wiley &
Sons, Inc.,ISBN0
-
-
-
X, 2000.
J. Tsui, Di
gital Techniques for Wideband Receivers, Artech House, 2001.
J. Gu, “Zero
-
IF and Near
-
Zero
-
IF Quadrature Receivers for SDR”,
Proceedings of SDR Forum Technical Conference,November 2002
K.Roy, et. al., “Hardware Architecture and VLSI Implementation of a
Lo
w
-
Power High
-
Performance Polyphase Channelizer with Applications
to Subband Adaptive Filtering”, IEEE International Conference on
Acoustics, Speech, and Signal Processing 2004.
Verilog HDL ‘A guide to digital design and synthesis’by Samir Palnitkar .
So
ftware Radio ‘A modern approach to Radio Engineering’ by Jeffrey
H.Reed.
Spectrum Signal Processing, Inc., “ePMC
-
FPGA DDC Images for Narrow
Band and Wide Band
-
User Guide”.
Refbacks
- There are currently no refbacks.
Copyright © IJETT, International Journal on Emerging Trends in Technology