SDR - Implementation of Power Efficient Channelizer on FPGA

Bhavika M. Patle, R. V. Babar


The primary principle of Software Defined Radio basedsystem is to support a multiple wireless communication services in asingle system design. In RF Transmission, multiple communicationchannel can be supported. In SDR, the use of channelizers to extractexpected channels from received RF frequency band and performbaseband processing. This paper explains the process of channelizerapplies on low power and high efficient application as it selects thebandwidth based on application of target. The design consists ofschematic entry and RTL descriptions in Verilog.

Full Text:



R.E. Chrochier et al, “Multirate Digital Signal

Processing”, Prentice

Hall, 1981

F. J. Harris, “The discrete fourier transform applied to time domain signal

processing”, IEEE Communications Magazine, vol. 20, no. 3, May 1982,

pp. 13

P.P Vai

dyanathan, “Multirate Digital Filters, Filter Banks, Polyphase

Networks and Applications: A Tutorial”, Proc. IEEE, Vol. 78, pp 56



K. Roy, et al., Low


Power CMOS VLSI Circuit Design, John Wiley &

Sons, Inc.,ISBN0




X, 2000.

J. Tsui, Di

gital Techniques for Wideband Receivers, Artech House, 2001.

J. Gu, “Zero


IF and Near




IF Quadrature Receivers for SDR”,

Proceedings of SDR Forum Technical Conference,November 2002

K.Roy, et. al., “Hardware Architecture and VLSI Implementation of a




Power High


Performance Polyphase Channelizer with Applications

to Subband Adaptive Filtering”, IEEE International Conference on

Acoustics, Speech, and Signal Processing 2004.

Verilog HDL ‘A guide to digital design and synthesis’by Samir Palnitkar .


ftware Radio ‘A modern approach to Radio Engineering’ by Jeffrey


Spectrum Signal Processing, Inc., “ePMC


FPGA DDC Images for Narrow

Band and Wide Band


User Guide”.


  • There are currently no refbacks.

Copyright © IJETT, International Journal on Emerging Trends in Technology