Optimization of Interconnect Geometrical Parameters to Enhance the Performance of Sub Threshold Circuits

S. D. Pable, S. S. Chopade

Abstract


Sub threshold circuits are shown to be the best candidatefor satisfying the ultra low power demand of battery operatedsystems having moderate throughput. However, exponential increasein driver resistance in sub threshold region and increasedinterconnect capacitance due to technology scaling will become amajor hurdle in improving the speed of sub threshold interconnects.Improving the speed of such low power circuits is a major designchallenge in ultra low power domain. This paper presentsacomprehensive analysis of Cu, SWCNT and mixed CNT bundleinterconnects and investigates their performance in terms of energyand delay for future sub threshold circuits. This paper mainlycontributes towards optimizing the geometrical parameters ofinterconnect (aspect ratio scaling) specially for sub threshold circuitsto increase their speed. Crosstalk analysis has also been carried outwith the proposed interconnect geometry parameters. It has beenfound that the optimized interconnect reduces the interconnect delayand switching energy significantly. 

Full Text:

PDF

References


Kuroda T., “Optimizari

on and control of VDDand VTH for low power

,high speed CMOS design,” in ICCAD,2002, pp. 28

-

Chen,W.Hwang,W.Kudva,R.Gristede,G.D.Kosonocky,S.

Joshi, “Mixed multi

-

threshold differential cascode voltage switch

circuit style and strategies

for low power VLSI,” in International

symposium on Low Power Electronics and Design,2001, pp. 263

-

Amelifard B, Fallah .F, Pedram M, “ Leakage minimisation of SRAM cells

in a dual

-

Vt and dual

-

Tox technology,” in IEEE transaction on Very

Large scale I

ntegrated Systems, vol.16 (7), 2008, pp.851

-

S. Oh., Lan Wei, Soogine Chong,Jieying Luo, Wong.P, “ Device and

circuit interactive design and optimisation beyound the conventional

scaling era,” IEDM, pp. 17. 3.1, Dec. 2010.

Bipul C.Paul, Amit Agarwal,

Kaushik Roy, “Low

-

Power

design

techniques for scaled technology,” Integration, the

VLSI

journal 39 (2009), pp. 64

-

Summet Kumar Gupata, Arijit Raychowdhury, and Kaushik

Roy,

“Digital Computation in Subthreshold Region for

ult

ralow

-

power

operation: A Device

-

Circuit

-

Architecture

Codesign Perspective,”

Proceedings of the IEEE, vol. 98,

no.2, 2010, pp. 162

-

B.H. Calhoun, Joseph F.Ryan, S.Khanna, mateja Putic,

“Flexible

Circuits and Architecture for Ultralow power,”

Pro

ceedings of the

IEEE, vol.98, no.2, 2010, pp. 267

-

Bipul C.Paul, Arijit Raychowdhary, and Kaushik Roy, “Device

Optimization for Digiatl Subthreshold Logic

Operation,” IEEE

transaction on Electron Devices,

vol.52,no.2, 2005,pp

-

-

Magdy A. El

-

Mour

sy, Eby G. Friedman, “Optimum wire

sizing of RLC

interconnect with repeaters,” Integration, the

VLSI journal 38 (2004),

pp.205

-

Eachempati, N Vijaykrishn

an, A. Nieuwoudt, Y.Massoud,

“Predicting

the performance and

reliability of future field

pr

ogrammable gate arrays

routing architectures with carbon nanotube bundle interconnect,” IET

Circuits, Devices and Systems, vol.3, iss.2,2009, pp

-

-

Navin Srivastava and Kaustav banergee, “Performance analysis of carbon

nanotube interconnects for VLSI

applications,” in proceedings of ICCAD,

pp. 383

-

, 2005.

Hong Li, Wen

-

Yan Yin, Kaustav Banergy, Jun

-

Fa Mao, Circuit modeling

and performance analysis of multi

-

walled carbon nanotube interconnect,

IEEE Transaction on Electron Devices. 55 (6) (2008) 1328

-

Sansiri Haruechanroengra, Wei Wang, Analyzing conductance of mixed

carbon nanotube bundles for interconnect applications, IEEE Electron

Device Letter, 28(8) (2007) 756

-

Alicewang, Benton Calhoun, Anantha P.Chandrakasan, Sub

-

threshold

design f

or ultra low

-

Power systems, Springer publication. 2006.

Fred Chen, Ajay Joshi, Vladimir Stojanovic, Anantha chandrakasan,

Scaling and evaluation of carbon nanotube interconnects for VLSI

applications, ACM, Nano

-

Net, 2007.

Jan M.Rabaey, Anantha Chandrakas

an, Borivoje Nikolic,Digital

integrated Circuits

-

A Design perspective, Pearson Education, 2nd Edition,

(2007).

S.D.Pable and Mohd.Hasan, “High Speed Interconnect through Device

Optimization for Subthreshold FPGA”, Microelectronics Journal, Vol. 42,

Issue

, pp. 545

, 2011.

Hong Li, Wen

-

Yan Yin, Kaustav Banergy, Jun

-

Fa Mao, Circuit modeling

and performance analysis of multi

-

walled carbon nanotube interconnect,

IEEE Transaction on Electron Devices. 55 (6) (2008) 1328

-

Navin Srivastavs, Hong Li, Fr

anz Krupel and Kaustav banergee, “On the

applicability of Single

-

walled carbon Nanotubes as VLSI interconnects,”

IEEE Trans. on nanotechnology, Vol.8, no.4,2009, pp. 542

-

H.J.Li, W.G. Lu,J.J.Li, X.D.Bai, and C.Z.Gu, “ Multi

-

channel ballistic

transport

in multiwall carbon nanotubes,” Physical review Letter,

Vol.95,no.8,pp

-

-

-

, 2005.

Sansiri Haruehanroengra and Wei Wang, “Analyzing Conductance of

Mixed Carbonnanotube bndles for Interconnect Applications,” IEEE

Electron Device Letter, Vol. 28, No.8,

, pp.756

-

Kyung

Hoae Koo, Hoyeol Cho, Pawan Kapur and K.C. Saraswat, “

Performance Comparisons Between Carbon nanotubes, Optical, and Cu for

Future Interconnect Applications”, IEEE Trans. on Electron Devices,

vol.54, no.12, 2007,pp. 3206

-

International Technology Roadmap for Semiconductors, 2005 &2009.

Debaprasad Das and Hafizur Rahaman, “Crosstalk analysis in carbon

nanotube interconnects and its impact on gate oxide relibility,” in 2nd Asia

Symposium on Quality Electronics Design, pp. 27

-

, 2010.




 

Copyright © IJETT, International Journal on Emerging Trends in Technology