Design of Scalable Multi-core System Strategies

Rashmi A. Jain, Dinesh V. Padole

Abstract


In pursuit of ever growing performance, more and more
processor architectures have turn out to be multicore processors
system. As clock frequency was no longer escalating rapidly and
ILP techniques showed retreating results, growing the amount of
cores per chip was the usual choice. The transistor resources is still
rising and thus it is predictable that within ten years chips can have
hundreds of high performance cores. Scaling the amount of cores,
however, does not essentially convert into an equivalent scaling of
performance.
In this paper, we recommend numerous stratgies to get better the
performance scalability of multicore systems. With those stratgies
we address a number of challenges of the multicore area. First, we
explore the result of the power wall on prospect multicore
architecture. Our representation includes predictions of knowledge
improvements, investigation of symmetric and asymmetric
multicores, as well as the authority of Amdahl’s Law. Second, we
investigate the parallelization of cores application, thereby
addressing application scalability. Presented parallelization
strategies are discussed and a novel strategy is planned. Analysis
shows that using the new parallelization strategy the number of
available parallelism is in the order of thousands. A number of
implementations of the strategy are discussed, which show the
complexity and the prospect of actually exploiting the available
parallelism.

Full Text:

PDF

References


Rashmi A Jain Et All“Scalable And Flexible Heterogeneous Multi-Core

System” (IJACSA) International Journal Of Advanced Computer Science And

Applications, Vol. 3, No. 12, 2013.

Rashmi A Jain Et All, “Globally Asynchronous Locally Synchronous Design

Based Heterogeneous Multi-Core System” ICT And Critical Infrastructure:

Proceedings Of The 48th Annual Convention Of CSI - Volume I, Advances In

Intelligent Systems And Computing 248, DOI: 10.1007/978-3-319-03107-

_81, © Springer International Publishing Switzerland 2014.

Rashmi A Jain Et All, “Design Of Multi-Core System Using FPGA”

International Journal Of Enhanced Research In Science Technology &

Engineering, ISSN: 2319-7463 Vol. 4 Issue 4, April-2015, Pp: (331-339),

Impact Factor: 1.252, Available Online At: Www.Erpublications.Com.

Rashmi A Jain Et All, “Design Of Globally Asynchronous Locally

Synchronous (GALS) System Using FPGA” International Journal Of Enhanced

Research In Science Technology & Engineering, ISSN: 2319-7463 Vol. 4 Issue

, April-2015, Pp: (296-304), Impact Factor: 1.252, Available Online At:

Www.Erpublications.Com.

Rashmi A Jain Et All, “FLEXIBLE MULTICORE SYSTEM BASED ON

GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS CORE”

Fifth International Conference On Communication Systems And Network

Technologies 978-1-4799-1797-6/15 $31.00 © 2015 IEEE DOI

1109/CSNT.2015.51.

Rashmi A Jain Et All, “Scalable Heterogeneous Multi-Core System Based

On Globally Asynchronous Locally Synchronous (GALS)” IJETT ISSN: 2350

– 0808 | September 2015 | Volume 2 | Issue 2 | 332.

Rashmi A Jain Et All, “Design Of Globally Asynchronous Locally

Synchronous (GALS) System Based Scalable Heterogeneous Multi-Core

System” IJETT ISSN: 2350 – 0808 | September 2015 | Volume 2 | Issue 2 | 375.

AMD Phenom Processors. Http://Www.Amd.Com/Uk/Products/Desktop/

Processors/Phenom/Pages/AMD-Phenom-Processor-X4-X3-At-Home. Aspx.

ARM Cortex-A9 Mpcore. Http://Www.Arm.Com/Products/Cpus/

Armcortex-A9 Mpcore.Html.

Intel CE 2110 Media Processor. Http://Www.Intel.Com/Design/Celect/

/.

Six-Core AMD Opteron Processor. Http://Www.Amd.Com/Uk/Products/

Server/Processors/Six-Core-Opteron/Pages/Six-Core-Opteron.Aspx.

P. Stenstr¨Om. Chip-Multiprocessing And Beyond. In Proc. Int. Symp. On

High-Performance Computer Architecture (HPCA), 2006.

Tensilica Technology Helps Power Worlds Fastest Router.

Http://Www.Tensilica.Com/News/110/330/ Tensilica-Technology-Helps-Power-

World-S-Fastest-Router.Htm.

G.M. Amdahl. Validity Of The Single Processor Approach To Achieving

Large Scale Computing Capabilities. In Proc. AFIPS Conf., 1967.

Anandtech. Lab Update: Ssds, Nehalem Mac Pro, Nehalem EX, Bench And

More. Http://Anandtech.Com/Weblog/Showpost.Aspx?I=603.

J. Castrillon, D. Zhang, T. Kempf, B. Vanthournout, R. Leupers, And

G. Ascheid. Task Management In Mpsocs: An ASIP Approach. In Proc. Int.

Conf. On Computer-Aided Design, 2009.

Cavium Networks. OCTEON Multi-Core Processor Family. Http:

//Www.Caviumnetworks.Com/OCTEON MIPS64.Html.

Clearspeed. The CSX700 Processor. Http://Www.Clearspeed.Com/

Products/Csx700.Php.

EE Times. Sun, IBM Push Multicore Boundaries. Http://Www.Eetimes.

Com/News/Semi/Showarticle.Jhtml?Articleid=219500130.

Freescale. MPC8641D: High-Performance Dual Core Processor.

Http://Www.Freescale.Com/Webapp/Sps/Site/Prod_Summary.Jsp?

Code=MPC8641D.

Freescale. Qoriq Communications Platforms. Http://Www.Freescale.

/Webapp/Sps/Site/Overview.Jsp?Nodeid=02VS0l25E4.

J.L. Gustafson. Reevaluating Amdahl’s Law. Communications Of The

ACM, 31(5), 1988.

M.D. Hill And M.R. Marty. Amdahl’s Law In The Multicore Era. IEEE

Computer, 41(7), 2008.

ITRS. Int. Technology Roadmap For Semiconductors, 2007 Edition.

Http://Www.Itrs.Net.

ITRS. Int. Technology Roadmap For Semiconductors, 2009 Edition.

Http://Www.Itrs.Net.

G.E. Moore. Cramming More Components Onto Integrated Circuits.

Electronics, 1965.

D. Pham, S. Asano, M. Bolliger, M.N. Day, H.P. Hofstee, C. Johns, J.

Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, Et Al. The Design And

Implementation Of A First-Generation CELL Processor. In Proc. IEEE

Int. Solid-State Circuits Conference (ISSCC), 2005.

Picochip. PC205 High Performance Signal Processor. Http://Www.

Picochip.Com/Page/76/.

Plurality. Hypercore Processor. Http://Www.Plurality.Com/Hypercore.

Html.

Texas Instruments. OMAP Applications Processors. Http:

//Focus.Ti.Com/Paramsearch/Docs/Parametricsearch.Tsp?Family=Dsp&Section

id=2&Tabid=2218&Familyid=1525&Paramcriteria=No.

Tilera. TILE-Gx Processors Family. Http://Www.Tilera.Com/Products/

TILE-Gx.Php.

EE Times. IBM’s Power7 Heats Up Server Competition At Hot Chips.

Http://Www.Eetimes.Com/News/Semi/Showarticle.Jhtml?Articleid=21940095.

CEVA-XC Communication Processor. Www.Ceva-Dsp.Com/Products/

Cores/Ceva-Xc.Php.


Refbacks

  • There are currently no refbacks.


Copyright © IJETT, International Journal on Emerging Trends in Technology